Abstract-This paper presents a source-coding framework for the design of coding schemes to reduce transition activity. These schemes are suited for high-capacitance busses where the extra power dissipation due to the encoder and decoder circuitry is offset by the power savings at the bus. In this framework, a data source (characterized in a probabilistic manner) is first passed through a decorrelating function f1. Next, a variant of entropy coding function f2 is employed, which reduces the transition activity. The framework is then employed to derive novel encoding schemes whereby practical forms for f1 and f2 are proposed. Simulation results with an encoding scheme for data busses indicate an average reduction in transition activity of 36%. This translates into a reduction in total power dissipation for bus capacitances greater than 14 pF/b in 1.2-m CMOS technology. For a typical value for bus capacitance of 50 pF/b, there is a 36% reduction in power dissipation and eight times more power savings compared to existing schemes. Simulation results with an encoding scheme for instruction address busses indicate an average reduction in transition activity by a factor of 1.5 times over known coding schemes.
I. INTRODUCTION

P
OWER dissipation has become a critical design concern in recent years driven by the emergence of mobile applications. Reliability concerns and packaging costs have made power optimization relevant even for tethered applications. As system designers strive to integrate multiple systems onchip, power dissipation has become an equally important parameter that needs to be optimized along with area and speed. Therefore, extensive research into various aspects of low-power system design is presently being conducted [3] , [4] , [10] . Power-reduction techniques have been proposed at all levels of the design hierarchy beginning with algorithms [3] , architectures [14] , and ending with circuits [1] , [13] , and technological innovations [6] .
The power dissipated at the input/output (I/O) pads of an integrated circuit (IC) ranges from 10% to 80% of the total power dissipation with a typical value of 50% for circuits optimized for low power [18] . The high-power dissipation at the I/O pads is because off-chip busses have switching capacitances that are orders of magnitude greater than those The authors are with the Coordinated Science Laboratory, University of Illinois at Urbana-Champaign, Urbana, IL 61801 USA.
Publisher Item Identifier S 1063-8210(99) 02612-8. internal to a chip. Power dissipation on these busses mainly occur during signal transitions and reducing them will reduce total power dissipation. Therefore, various techniques have been proposed in literature [2] , [8] , [12] , [17] - [21] to encode data on a bus to reduce the average and peak number of transitions.
In this paper, we present a source-coding framework for describing low-power encoding schemes and then employ the framework to develop new encoding schemes. This paper is a continuation of our effort in developing an informationtheoretic view of very large scale integration (VLSI) computation [9] , [16] , whereby equivalence between computation and communication is being established. This equivalence has provided lower bounds on power dissipation for digital VLSI systems [9] , [16] and has, for the first time, provided a common thread linking various levels of the VLSI design hierarchy. In the framework proposed here, a data source (characterized in a probabilistic manner) is first processed by a decorrelating function . Next, a variant of entropy coding function is employed, which reduces the transition activity. All past work in this area [2] , [8] , [17] - [20] can be shown to be special cases of this framework.
Data transfers on microprocessor address busses are often sequential (i.e., current data value equals the previous data value plus a constant increment) due to fetches of instructions and array elements. This property can be exploited to reduce transitions by the use of Gray codes, as proposed in [20] . The Gray code reduces the number of transitions for sequential accesses because consecutive code words differ in only one bit position. This code does not, however, significantly reduce transitions for data busses because consecutive data values are typically not sequential. Another encoding scheme for address busses (denoted as the scheme) is presented in [2] , in which, if the next address is greater than the current address by an increment of one, then the bus lines are not altered and an extra "increment" bit is set to one. As mentioned before, this encoding scheme is not effective for data busses.
In [8] , a scheme, termed bus-invert coding in [18] , is presented to reduce the number of transitions on a bus. This scheme determines the number of bus lines that normally change state when the next output word is clocked onto the bus. When the number of transitions exceeds half the bus width, the output word is inverted before being clocked onto the bus. An extra output line is then employed to signal the inversion. The bus-invert coding scheme performs well when the data is uncorrelated; i.e., it assumes a decorrelating function precedes the bus-invert step. For uniformly distributed, uncorrelated data and a bus width of 8 b, the reduction in transitions is approximately 18%. Bus-invert coding also halves the peak number of transitions. This scheme does not, however, perform well for correlated data and for larger bus widths. It was proposed in [19] that larger busses be split into smaller busses and that correlated data be compressed in a lossless manner to achieve decorrelation. The power dissipation in compression and uncompression steps, however, can be considerable, thereby offsetting any savings in power on the bus. Employing the source-coding framework in this paper, we show that a two-step process involving functions and , in most cases, is better (in terms of coding hardware overhead and reduction of transition activity) than compression followed by bus-invert coding.
One of the choices for the function in our framework is similar to the scheme in [7] , where signal samples having higher probability of occurrence are assigned code words with fewer "ON" bits. This scheme is suited for optical networks where the power dissipation depends on the number of ON bits. In VLSI systems, however, power dissipation depends on the number of transitions rather than the number of ON bits.
Simulation results are presented employing the proposed encoding schemes, which indicate an average reduction in transition activity of 36% for one such encoding scheme for data streams. In addition, it is shown that a reduction in power dissipation occurs if the bus capacitance is greater than 14 pF/b in 1.2-m CMOS technology. Simulation results with an encoding scheme for instruction address busses indicate an average reduction in transition activity by a factor of three and 1.5 times over the Gray and [2] coding schemes, respectively. We also present an adaptive scheme that monitors the statistics of the input and adapts its encoding scheme over time.
The remainder of this paper is organized as follows. In Section II, a framework for describing encoding schemes is presented. In Section III, we develop the proposed encoding schemes and examine the effect of adding redundancy to the encoding schemes. In Section IV, simulation results are presented to compare the performance of the proposed and existing schemes.
II. SOURCE-CODING FRAMEWORK
In this section, we describe the components of a generic communications system and then develop the proposed framework.
A. Generic Communications System
A generic communication system (see Fig. 1 ) consists of a source coder, channel coder, noisy channel, channel decoder, and source decoder. The source coder (decoder) compresses (decompresses) the input data so that the number of bits required in the representation of the source is minimized. While the source coder removes redundancy, the channel coder adds just enough of it to combat errors that may arise due to the noise in the physical channel. This view of a communication system has been the basis for the enormous growth in the distinct areas of source coding, channel coding, and error correcting codes. In the present context, we consider the bus between two chips as the physical channel and the transmitter and receiver blocks to be a part of the pad circuitry, driving (in case of the transmitting chip) or detecting (in case of the receiving chip) the data signals. Furthermore, unlike in [16] , we will assume here that the signal levels are sufficiently high so that the channel can be considered as being noiseless. While this noiseless channel assumption is true for most systems today, this will not be the case for future systems where the signal swings will be reduced to reduce power. The noiseless channel assumption allows us to eliminate the channel coder, resulting in the system shown in Fig. 2 . Here, we have an entropy coder at the transmitter, which compresses the source into a minimal representation i.e., a representation requiring the minimum number of bits. This number is given by the entropy [5] of the source . In order to define the entropy, consider the source in Fig. 2 to be a discrete source generating symbols from the set according to a probability distribution . A measure of the information content of this source is its entropy , given by (1) where for and where is in bits as follows:
In practice, due to data dependencies and the constraint of having integer code-word lengths, it becomes necessary to take data blocks to create a "supersymbol" and then apply entropy coding. Doing so, however, increases the coder hardware complexity exponentially with the block length . To address this problem, low-complexity schemes (see Fig. 3 ) involving a decorrelating function followed by a scalar entropy coder have been proposed. This is a suboptimal structure if the function is unable to remove all the data dependencies. If the function is a linear predictor, then the structure shown in Fig. 4 is obtained, where represents the vector of the impulse response of a linear filter. It can be seen that the linear predictor removes the linear dependencies in , and the entropy coder then compresses the output of in a lossless manner.
B. The Source-Coding Framework
The proposed framework in Fig. 5 is based upon the lowcomplexity source-coder architecture (see Fig. 4 ). As discussed before, the function decorrelates the input . Therefore, the prediction error is a general function of the current value of and the prediction, as follows: (2) where could be a linear or a nonlinear function of its arguments. The prediction is a function of the past values of as follows:
For complexity reasons, we restrict ourselves to a value of . The function employs a variant of entropy coding whereby, instead of minimizing the average number of bits at the output, it reduces the average number of transitions. The function employs the error to generate an output , which has a "one" to indicate a transition and a "zero" to indicate no transition. This code word is then passed through an XOR gate to generate the corresponding signal waveforms on the bus. Hence, the output of the encoder is given by (4) In summary, the function decorrelates the input and, in the process, skews the input probability distribution so that can reduce the transition activity by a memoryless mapping of . The output of the decoder is given by (5) where is determined by the choice of . The function assigns a level to the input based on an exclusive-or of the previous input and the current input . The function calculates employing the error and the prediction . A chip or a pad, which both sends and receives data to and from a bus, will need an encoder and a decoder. In order to implement the encoder and the decoder for a -b input, at most delays and exclusive-or gates are needed, in addition to the hardware required to implement the functions , , , , and . It is possible to reduce the hardware depending on the actual choices for and by optimizing the encoder and decoder each as a whole and also by sharing logic between the encoder and decoder in a bidirectional pad.
In Section II-C, we propose practical choices for , , and and then evaluate the performance of encoding schemes employing different combinations of , , and . Since the aim of the encoding is to reduce power dissipation, for a choice of , , and to be practical, the power dissipation at the encoder and decoder should be less than the savings achieved at the bus. This, in turn, implies that the amount of hardware in the encoder and decoder should be as small as possible. In addition, in systems where the latency for bus access has to be small, the delay through the encoder and decoder has to be low.
C. Alternatives for 1) Identity:
The output of the identity function is equal to the input (6) Hence, if identity is employed for , then The identity function requires no hardware to implement and is useful if the data source has significant correlation.
2) Increment The output of the increment function is equal to the input plus one as follows: (7) Hence, if increment is employed for , then . The increment function is useful if is the data on the address bus of a microprocessor because, due to fetches of instructions and array elements, the next address on the address bus usually equals the current address plus unity (or some power of two). This function requires an incrementer each at the encoder and decoder.
D. Alternatives for 1) Exclusive-Or (XOR):
The exclusive-or function is given by a bit-wise exclusive-or of the current input and the prediction (8) An example of the function for a 3-b input word is shown in Table I . If the input is -b wide, then the function will require exclusive-or gates at the encoder. It can be shown that if is an function (at the encoder), then is also an function (at the decoder). Hence, exclusiveor gates are required to implement . If is identity, then the only difference between the encoder and decoder is that the encoder employs , whereas the decoder employs . Therefore, the hardware between the encoder and decoder in a bidirectional pad can be shared, as shown in Fig. 6 , by employing an additional control line into a multiplexer that selects either the output of or that of depending on whether the input is to be encoded or decoded, respectively.
2) Difference-Based Mapping (dbm):
The difference-based mapping is described in Fig. 7 , where the function returns the difference between and properly adjusted so that the output fits in the available b. If the input is -b wide, then the function will require three -b subtracters, inverters, and 4-to-1 multiplexers each at the encoder and decoder. An example of is shown in Table I , where we see that the output is zero when the current and previous inputs are equal, and it increases as the distance (absolute difference) between the current input and the prediction increases. This is also shown graphically in Fig. 8 .
In this paper, we will use the audio, video, random, and ASCII data sets in Table II to provide simulation results. Fig. 9 . Probability distribution for V 2 data before and after applying xor and dbm.
In Table III , we compare signal correlation before and after applying and to the data sets in Table II assuming is the identity function, i.e.,
. The signal correlation is given by (9) where " " is the mean of the signal and is the expectation operator. We see that there is a reduction in correlation after applying and . The probability distribution at the output of and for data in Table II is shown in Fig. 9 along with the original probability distribution. Both and skew the original distribution for most of the data sets and, hence, enable to reduce the number of transitions even more. The skew in the probability distributions at the output of can be measured in terms of the Kullback-Leibler distance [5] between the given probability distribution and the uniform distribution , and is given by (10) . A higher Kullback-Leibler distance from the uniform 
E. Alternatives for 1) Invert (inv):
The function is given in Fig. 10 , where returns the number of ones in the binary representation of its argument. If the number of ones in [or the number of transitions in ] exceeds half the number of bus lines, then the input is inverted and the inversion is signaled using an extra bit. The function has been employed in bus-invert coding [18] . An example of the function is shown in Table IV . The hardware required to implement the function is described in [8] and [18] .
2) Probability-Based Mapping : In the function, the number of ones in the input is reduced by assigning, as in [7] , code words with fewer ones to the more frequently occurring code words. We then map a "one" to a transition waveform and a "zero" to a transitionless waveform using an exclusive-or gate. Thus, satisfies (11) as follows:
The probabilities in (11) Table II . The hardware required to implement will depend on the input probability distribution. An 8-b input typically requires approximately 800 gates each to implement and . Since the hardware requirement of can grow exponentially with the input bit-width, we can split wide busses into multiple narrow busses and apply independently on each of the smaller busses. 
3) Value-Based Mapping (vbm):
In Fig. 9 , we see that after and are applied, smaller values are generally more probable than larger values. This is especially true if is . We make use of this feature in , in which code words with fewer ones are assigned to smaller values and then map a "one" to a transition waveform and a "zero" to a transitionless waveform using an exclusive-or gate. The function is such that it satisfies (12) as follows: (12) The function makes the assumption that smaller values are more probable than larger values. An example of is shown in Table IV . The advantage of over is that a representative data sequence is not needed. The reduction in transitions with , however, is usually lower than . Note that the function can be generated algorithmically by realizing that if there are ones in then bit of is one if . Once bit of is determined, the lower order bits can be similarly determined in an iterative fashion. The number of ones, , in can be determined by finding such that (13) is satisfied as follows: (13) The algorithm to implement is shown in Fig. 11 . This algorithm can also be employed to generate a -limited-weight code [19] for an arbitrary . A similar algorithm is employed at the decoder. The algorithm in Fig. 11 requires clocks, where is the number of bits in the output . The binomial coefficients can be precomputed; binomial coefficients need to be precomputed. The function can be implemented either algorithmically, employing the algorithm in Fig. 11 , or by employing combinational logic. An 8-b input typically requires 700 gates each to implement and .
III. ENCODING SCHEMES
In this section, we present reduced transition activity encoding schemes based upon alternatives for the functions , , and , defined in the previous section. The proposed encoding schemes are summarized in Table V , where we have seven encoding schemes using different combinations of , , and . The -scheme reduces the number of transitions by assigning fewer transitions to the more frequently occurring set of transitions in the original signal. The closest approach in literature to -is [7] , where signal samples having higher probability of occurrence are assigned code words with fewer ON bits. In VLSI circuits, power dissipation depends on the number of transitions occurring at the capacitive nodes of the circuit. The -scheme differs from [7] in two respects. It reduces the power dissipation at the capacitive nodes by reducing the number of transitions by assigning fewer transitions to the more frequently occurring set of transitions. The -scheme also achieves a greater reduction in transitions by skewing the input probability distribution by employing for . The -scheme has the advantage over -of being an input independent mapping and requiring lesser hardware to implement at the cost of typically lesser reduction in transitions. The scheme -requires more hardware than -, but also reduces transitions more because the function skews the input probability distribution more than . The framework in Fig. 5 can be employed to derive and improve existing coding schemes. For example, the Gray coding scheme can be derived by assigning , , being the Gray mapping, and removing the exclusiveor at the output of the encoder. The bus-invert [18] coding scheme can be obtained by assigning and . A variant of the bus-invert coding scheme can be obtained by employing instead of for , resulting in the -scheme. The scheme in [7] can be derived by assigning , , , and removing the exclusive-or at the output of the encoder. An improved version of the scheme in [2] can be derived using our framework by assigning increment (with overflow being ignored), , and identity. This improved scheme, called -, is shown in Fig. 12 . Unlike the scheme, the -scheme does not require an extra bit and, as shown in Section IV, has a shorter critical path and provides the same or more reduction in transitions.
The reduction in transitions due to a coding scheme can be increased by introducing, either spatial redundancy in the form of extra lines on the bus, or temporal redundancy in the form of extra clocks to transfer the data, or both [17] . For instance, if an extra bit is added to the bus, can use the extra bit to further reduce transitions. For instance, in the function , the most probable value is assigned zero. Assuming the bus is bits wide, the next most probable values are assigned , and so on. The maximum number of transitions on the bus is less than or equal to , resulting in a perfect limited weight code [18] . We can employ the probabilistic model in [2] to estimate the transition activity of an address stream after encoding. This model employs a parameter , the probability of having two consecutive addresses on the bus in two successive clock cycles. In order to simplify analysis, this model assumes that lines make a transition on average when two nonconsecutive addresses are issued on the bus. In general, the value of will depend on the source generating the data on the bus, while the value of will depend both on the source and encoding scheme employed. With this model, the average number of transitions produced by the unsigned, Gray, , and -codes can be calculated as
In Fig. 13 , we plot , , , and -as a function of the probability assuming -We see that -always has the least transition activity, Unsigned always has the highest transition activity, and is better than Gray only for .
IV. SIMULATION RESULTS
In this section, we present simulation results for the reduction in transition activity and power dissipation using the encoding schemes and compare them with results obtained by existing schemes. In order to compare coding schemes, we classify them into two groups, based on whether they are more suited for data busses or address busses. For data busses, we compared the reduction in transition activity due to -,  -,  -,  - , and bus-invert, and reduction in power dissipation due to -and businvert. For address busses, we compared the reduction in transition activity and power dissipation due to , Gray, and -
A. Reduction in Transition Activity
The reduction in transition activity when the schemes in Table V are applied to the data sets in Table II is shown  in Table VI . The -scheme, as expected, results in a slightly lesser reduction in transitions than -. We can achieve an average reduction in transitions of 36% for audio data employing -with optimized for data and an average reduction of 35% for video data employing optimized for data. Hence, optimized for one video/audio sequence performs well for other video/audio sequences, thus indicating the robustness of these schemes to variations in signal statistics. There is little change in transitions for uniformly distributed uncorrelated data ( data). This occurs since and are uncorrelated and, hence, all values of , are equally probable. Therefore does not reduce the total number of transitions for data. The -scheme reduces the transition activity around five percentage points more than -because skews the input probability distribution more than . The reduction in transition activity with 1 b of spatial redundancy is shown in Table VII . For audio and video data, assuming 1 b of redundancy, -performs better than the bus-invert scheme in [18] or the bus-invert with compression (gzip) scheme in [17] . For data, -does approximately the same as bus-invert, which is optimal for the given redundancy for data. Compression followed by businvert is better for ASCII files because gzip is very effective in compressing ASCII files. It is possible to combine gzip with -to obtain a 63% reduction in transitions for the ASCII data. The performance of -with redundancy is only slightly worse than -with redundancy. In addition, -does better than bus-invert for all the data sets, except for data, for which the performance is approximately equal. The advantage of the -scheme over bus-invert increases as the data to be encoded is more correlated.
In Table VIII , we report the average word-level transition activity when unsigned, Gray, , and -encoding schemes are used to encode the addresses generated when different benchmark programs are executed on the SGI Power Challenge with an MIPS R10000 processor. As in [2] , we consider the following three cases: 1) transitions on the instruction address bus (I); 2) transitions on the data address bus (D); 3) transitions on a multiplexed address bus (M). Since the addresses of successive instruction and data elements on the MIPS processor differ by four, the encoding schemes encode only the most significant 30 bits. We ignore the transitions on the least significant two bits since they are usually zero. The greatest reduction in transition activity employing -is observed for instruction address streams because the probability of addresses being sequential is highest for such streams. We also see that -is better than for 20 of the 24 streams. This is because -does not use an extra "increment" bit and, hence, saves on transitions on that bit while providing a similar reduction in transitions on the other bits. Of the four encoding schemes, we see that -provides the greatest reduction in transition activity for all the I-bus streams and six of the eight streams on the M-bus. The Gray encoding scheme provides the greatest reduction in transition activity for all the D-bus streams and two of the eight streams on the M-bus. The analytical estimate in Fig. 13 matches well with measured data in Table VIII in which we see that for the I-bus, which has a high value of , the transition activity is in the descending order, unsigned, Gray, , -. For the D-bus, which has a low value of , the Gray code is better than -because is typically less than -. The values of , , -, , and for benchmark programs are shown in Table VIII .
B. Reduction in Power Dissipation
The original uncoded power dissipation at the bus is given by (18) where is the word-level transition activity of the input and is the bus capacitance per bit as follows:
For a given encoding and decoding scheme, we employed (19) to calculate the power dissipation as the sum of the power dissipation at the encoder, bus, and decoder (19) In (19) , power dissipation of occurs in the transmitting chip and occurs in the receiving chip. Thus, the power dissipation in the transmitting and receiving chips is increased in order to reduce total power dissipation. If is the reduced word-level transition activity at the bus after encoding, then the total power dissipation is given by (20) as follows: (20) We employed SIS [15] to generate the net-lists for the encoder and the decoder for -and bus-invert and PSPICE 1 to estimate the power dissipation in the encoder and the decoder . The encoder and decoder for -are shown in Fig. 14 . We employed 1.2-m CMOS technology with 3.3-V supply voltage and 20-MHz frequency. The area-delay-power information is presented in Table IX . The clock frequency of 20 MHz was chosen so as to accommodate the slowest critical path of 40 ns in the -coder. In Fig. 15 , we plot the power dissipation for different bus capacitances . The power dissipation was estimated 1 MicroSim PSPICE A/D Reference Manual, MicroSim Corporation, Irvine CA, 1996. using 30 samples of input. Since the input is highly correlated, we see that for small bus capacitances 11 pF/b), it is best to not encode the data at all. For capacitances above 11 pF/b, bus-invert provides a small reduction in power dissipation and for capacitances above 14 pF/b, -has the lowest total power dissipation. For a bus capacitance of 50 pF/b, -provides a power savings of 8.82 mW (or 36%), which is eight times the power savings of 1.01 mW provided by bus-invert. The slope of the graph of power dissipation versus bus capacitance is determined by , the reduced word-level transition activity, and the -intercept is determined by the total power dissipation in the encoder and decoder . In our experiments, we synthesized for minimum-delay. Therefore, the power dissipation of the encoder and decoder can be further reduced by employing low-power synthesis techniques [11] . This would reduce the -intercept in Fig. 15 and, in turn, reduce the crossover point at which -would have the lowest power dissipation. The slope of the curve is determined only by the reduced word-level transition activity and is independent of the power dissipation in the encoder and decoder. The slope of the curve can be reduced further by employing a different coding scheme, which could result in a greater reduction in transitions. Table X shows the area-delay-power information for the encoder and decoder for the Gray, , and -encoding schemes employing 1.2-m CMOS technology, 3.3-V supply voltage, and 10-MHz clock frequency. The clock frequency of 10 MHz was chosen so as to accommodate the slowest critical path of 72.3 ns in the coder. The power dissipation was estimated using 93 samples of an I address stream. All the encoders and decoders were optimized for minimum area. Hence, a ripple-carry structure was employed for the incrementers. The Gray encoder-decoder has the lowest area, delay, and power. It, however, does not always provide the most reduction in transition activity. The -scheme consumes slightly more area than , but has a shorter critical path, slightly lower power dissipation, and provides a higher reduction in transition activity than and does not require an extra bit on the bus. The -scheme is better than the Gray coding scheme for all the I address streams and most of the M address streams in Table VIII because it provides a higher reduction in transition activity which, from (20) , translates into a higher reduction in power dissipation for sufficiently high bus capacitance.
C. Extensions: Adaptive Encoding Scheme
In the previous subsections, we presented schemes which implemented a fixed I/O mapping that does not vary with time. Since the input data statistics can vary over time, there is a reason to examine the performance of adaptive schemes that adapt the mapping to changes in the input data statistics. We simulated one such adaptive scheme whereby the encoder and decoder both keep track of the probabilities of the output of , . The function is implemented using a random-access memory (RAM) since its contents will change with time. After processing each sample, both the encoder and decoder update the RAM based on the probability distribution of , . The reduction in transitions for the adaptive scheme is given in Table VI when is . It can be seen that for video, random, and ASCII data which are 8-b wide, the adaptive scheme does nearly as well as -without requiring that the input probability distribution be known a priori. The performance for the audio data, which are 16-b wide, is slightly less than -because the data sequences available were not long enough for the adaptive scheme to converge to -. Similar results were obtained for the adaptive scheme with 1 b of spatial redundancy, as shown in Table VII . One disadvantage of the adaptive scheme is the extra hardware required and, hence, this scheme is to be employed only when the bus capacitance is high, an input independent mapping is required, and (also an input independent mapping) does not result in significant reduction in transitions.
V. CONCLUSIONS
We have presented a source-coding framework to describe encoding schemes to reduce transition activity and employed this framework to develop novel encoding schemes. The encoding schemes are suited for high-capacitance busses where the extra capacitance due to the encoder and decoder circuitry is offset by the savings in power dissipation at the bus. Simulation results show that two of the encoding schemes derived from the proposed framework -for data busses and -for address busses) perform better than existing ones. In summary, the proposed framework allows one to develop novel low-power encoding schemes and characterize existing schemes.
In the future, we will examine employing low-power design techniques to reduce the power dissipation in the encoder and decoder so that the encoding schemes can be employed for onchip busses. We will also extend this framework by allowing the channel to be noisy and by including a channel coder.
